

A 160 MS/s 2 b/cycle Second order Noise Shaping SAR ADC with Dynamic Amplifier

Ji-Woo Kim and Sang-Gyu Park Department of Electronic Engineering, Hanyang University

Introduction

- A second-order noise shaping(NS) analog-to-digital (ADC) using a 2bit/cycle successive approximation register (SAR) ADC is proposed.
- With a designated reference digital-to-analog (DAC) and a signal DAC, three comparators in • the SAR ADC enable 2-bit conversion in each comparison cycle.
- This chip does not operate well because of the issue in the separating the body of some transistors in FIA.





- Fig 9. SNDR vs Comparator input-referred noise from behavioral-level Monte-Carlo Simulations (1000 runs)
- Fig 10. Comparator offset vs SNDR from behavioral-level Monte-Carlo Simulations

Simulation Results

Simulation Results





Fig 3. Example of 8-bit 2/b cycle NS SAR operation Gain deviation & circuit description

V_{REF}/2



Fig 6. Floating Inverter Amplifier(FIA)

Fig 7. Trimming Bank Circuit

 \bullet





- Fig 11. Output spectrum of 2/b cycle NS SAR ADC
- Sampling rate : 160MS/s
- Supply voltage : 1V
- **OSR** : 8 \bullet
- In–band : 10MHz
- NFFT : 4096
- ENOB = 3.7 bits SNDR = 24.37 dB





Fig 4. Fig 5. Fig 4. Effect of RA gain deviation from the nominal value of 1.9 on SNDR ulletFig 5. Schematic of 5-input Strong-Arm latch comparator \bullet VDD





Fig 12. Layout of NS SAR ADC

Fig 13. Chip micrograph of the NS SAR ADC

Conclusion

- By employing 2bit/cycle NS SAR ADC along with EF using FIR filter, a significant improvement in SNDR performance was made possible.
- The gain of RA was lowered and the capacitor of the FIR filter was alternately used to obtain the desired SNDR even for PVT changes.
- Unfortunately, the fabricated chip did not operate as designed due to errors in the separating the body of some transistors in FIA.

